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Fig. 1. Resistive bridge Rsh forming a potential circuit fault
working in parallel to generate a database for ISCAS 85, 89
benchmarks [9]. See [8] for more details on limitations of
available fault modeling techniques.
In this paper, we overcome these two limitations by develop-
ing a fast and accurate model of resistive bridge defects, while
incorporating the effect of process, voltage and temperature
(PVT) variation. The proposed modeling technique is accurate
because it uses the most recent transistor model (BSIM4:
Berkeley Short-Channel IGFET Model) [10]. The proposed
modeling technique is fast because it employs highly efﬁ-
cient voltage approximation algorithms for bridge resistance
calculation and to compute logic threshold voltages of the
driven gates (Fig. 1, I1, I2 and I3). The effect of process
variation is modeled by incorporating ﬂuctuations in three
transistor parameters: gate length (L), threshold voltage (Vth)
and effective mobility (µeff)1 as reported in a recent study [6].
The effect of voltage variation is directly applied by changing
the supply voltage; ﬁnally, the effect of temperature variation is
incorporated by using temperature dependent transistor models
of threshold voltage, mobility and saturation velocity using
BSIM4 [10]. Experimental results verify that the proposed
modelingtechnique is accurate (worst-case deviation of 2.64%)
and leads to signiﬁcant speedup (on average 53-times) in
critical resistance calculation when compared with HSPICE.
To the best of our knowledge, this is the ﬁrst modeling
technique for resistive bridge defects, that incorporates the
inﬂuence of PVT variation without using HSPICE.
The paper is organized as follows: The proposed varia-
tion aware bridge defect modeling technique is discussed in
Section II. Experimental setup and results are reported in
Section III, and ﬁnally Section IV concludes the paper.
II. PROPOSED VARIATION-AWARE BRIDGE FAULT
MODELING TECHNIQUE
The modeling technique consists of three stages. The ﬁrst
stage involves calculating the logic threshold voltage (Lth) of
driven gates (Fig. 1, S1, S2 and S3) of a bridge fault-site. Logic
threshold voltage is deﬁned as the gate input voltage at which
the gate output voltage is equal to Vdd
2 , while all other inputs of
the gate are at non-controlling value(s) [11]. This calculation is
necessary, since Lth is needed for critical resistance calculation
of a given fault-site and is calculated using BSIM4 transistor
1Mobility varies due to variation in effective strain in a strained silicon
process [6].
model. The second stage of the proposed technique computes
the voltages on the bridged lines (Fig. 1, V0 and V1) using
BSIM4 transistor model. Employing BSIM4 transistor model
through HSPICE incurs high simulation time, which is reduced
by using efﬁcient approximation algorithms (Sec. II-A and
Sec. II-B) for logic threshold calculation and voltages on the
bridged lines. The proposed technique is faster than HSPICE
because of the following two reasons. Firstly, critical resistance
calculation through HSPICE requires sweeping the resistance
range from 0Ω to (typically) 20,000Ω [12] to observe the
point where faulty value changes to fault-free value (Rcrit).
This requires two hundred HSPICE DC simulations, assum-
ing a DC-sweep step size of 100Ω [9], [12]. The proposed
technique uses the logic threshold voltages of the driven
gates and calculates Rcrit at these speciﬁc voltage points,
thereby reducing the number of iterations for calculating Rcrit.
Secondly, in a DC sweep, HSPICE initializes and calculates
about 250 more variables than actually needed for calculat-
ing Rcrit, the proposed technique achieves the speed up by
calculating only the necessary variables for calculating Rcrit
thereby achieving speedup without compromising accuracy.
The proposed technique is as accurate as HSPICE because
it also uses BSIM4 transistor model as used in HSPICE for
critical resistance calculation. Through these approximation
algorithms (Sec. II-A and Sec. II-B), high accuracy is achieved
at low computation cost as discussed in Sec. III. The voltage
approximation algorithm (stage-2 of the proposed technique) is
an improvementover the one described in [8]. These two stages
therefore determine the values of all parameters needed to
determine the logic behaviour of a bridge fault-site at nominal
operating conditions. It is recently demonstrated that bridge
fault is negatively affected by process variation [7]. The ﬁnal
stage of the proposed technique incorporates the effect of
process, voltage and temperature (PVT) variation on the logic
behaviour of a bridge fault-site.
The logic threshold voltage of a fanout gate and the voltages
on bridged lines of a bridge fault-site are calculated by using
the BSIM4 transistor model, which accurately relates differ-
ent electrical parameters with transistor device structure and
takes into account various inter-dependenciesbetween different
transistor parameters. For example, scaling of the gate length
results in reducing Vth, while increasing subthreshold swing
and drain induced barrier lowering (DIBL). It is therefore well-
suited to model the effect of process, voltage and temperature
variations [10]. The following equation models the transistor
drain current of CMOS transistor:
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